![](/jspui/image/dspace_header.jpg)
Please use this identifier to cite or link to this item:
https://idr.l3.nitk.ac.in/jspui/handle/123456789/7644
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Sreenivasappa, B.V. | - |
dc.contributor.author | Udaykumar, R.Y. | - |
dc.date.accessioned | 2020-03-30T10:02:35Z | - |
dc.date.available | 2020-03-30T10:02:35Z | - |
dc.date.issued | 2009 | - |
dc.identifier.citation | ICIIS 2009 - 4th International Conference on Industrial and Information Systems 2009, Conference Proceedings, 2009, Vol., , pp.568-573 | en_US |
dc.identifier.uri | http://idr.nitk.ac.in/jspui/handle/123456789/7644 | - |
dc.description.abstract | In this paper design and implementation of low power Proportional Integral Derivative (PID) controller using Field Programmable Gate Array (FPGA) is presented. In the present status the embedded control applications requires low power and fast acting PID controllers with a closed loop performance using less resources, resulting in cost reduction. Different types of digital PID controllers are analyzed with the frequency response using Matlab tool. The controller algorithm is synthesized, simulated and implemented using Xilinx Spartan3e XC3S100E board with XilinxISE 9.1i as a tool and synthesized and simulated using Altera Cyclone EP1C12Q240C8 with Quartus II 6.1 as a tool. The results are compared in terms of their power consumption, speed, memory usage, Look Up Tables (LUTs) and number of Multipliers, Adders/Subtractors. �2009 IEEE. | en_US |
dc.title | Design and implementation of FPGA based low power digital PID controllers | en_US |
dc.type | Book chapter | en_US |
Appears in Collections: | 2. Conference Papers |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.