Please use this identifier to cite or link to this item: https://idr.l3.nitk.ac.in/jspui/handle/123456789/9539
Full metadata record
DC FieldValueLanguage
dc.contributor.authorPolineni, S.
dc.contributor.authorBhat, M.S.
dc.contributor.authorRajan, A.
dc.date.accessioned2020-03-31T06:51:08Z-
dc.date.available2020-03-31T06:51:08Z-
dc.date.issued2019
dc.identifier.citationArabian Journal for Science and Engineering, 2019, Vol.44, 3, pp.2345-2353en_US
dc.identifier.uri10.1007/s13369-018-3478-6
dc.identifier.urihttp://idr.nitk.ac.in/jspui/handle/123456789/9539-
dc.description.abstractA fully differential energy-efficient switching scheme for binary-weighted capacitor digital-to-analog converter (DAC) is presented. It is observed that the proposed switching scheme reduces energy consumption of DAC by 97% and the capacitance area by 50% over the conventional ones. The effect of supply and common mode voltage variations on the linearity of successive approximation register (SAR) analog-to-digital converter (ADC) is reduced. Moreover, with this switching scheme, one can achieve the same dynamic range as the conventional one, with half the supply voltage as compared to the existing schemes. This makes the proposed switching method suitable for ultra-low-voltage SAR ADCs, which are widely used in biomedical applications. The proposed method is modelled using MATLAB. The results show that the nonlinearity (INL and DNL) caused by capacitor mismatch is reduced. The circuit-level implementation of 10-bit SAR ADC is simulated using UMC 90nm CMOS 1P9M process technology. 2018, King Fahd University of Petroleum & Minerals.en_US
dc.titleA 10-Bit Differential Ultra-Low-Power SAR ADC with an Enhanced MSB Capacitor-Split Switching Techniqueen_US
dc.typeArticleen_US
Appears in Collections:1. Journal Articles

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.