Please use this identifier to cite or link to this item: https://idr.l3.nitk.ac.in/jspui/handle/123456789/14764
Title: Efficient architectures for planar and DC modes of intra prediction in HEVC
Authors: Lakshmi
Aparna P.
Issue Date: 2020
Citation: 2020 7th International Conference on Signal Processing and Integrated Networks, SPIN 2020 , Vol. , , p. 148 - 153
Abstract: High efficiency video coding (HEVC) handles the ever increasing global video content with better compression efficiency. Complex partition and increased number of angular modes in intra prediction is one of the factors responsible to achieve this but at the expense of complex computations. In this work, we propose two hardware architectures, Parallel Pipelined Architecture (PPA), and Parallel Datapath Architecture (PDA) for the planar and direct current (DC) modes of intra prediction in HEVC. PPA supports a combination of pipelining and parallel schemes, reuses the multipliers to reduce the hardware resources. PDA includes datapath0 for planar mode and datapath1 for DC mode. They function in parallel. They support all the block sizes and implemented on Artix-7 field programmable gate array (FPGA). The implemented results show that PDA uses 20% fewer resources for block size 4, while PPA uses 20%, 46%, and 62% fewer resources for block sizes 8, 16, and 32, respectively. Detailed synthesis results show that PPA and PDA achieve a throughput of 8 pixels/clock cycle and hence can support 4K videos at 30 frames per second. © 2020 IEEE.
URI: https://doi.org/10.1109/SPIN48934.2020.9071303
http://idr.nitk.ac.in/jspui/handle/123456789/14764
Appears in Collections:2. Conference Papers

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.